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ABSTRACT 
The objective of this project is to design current mode logic (CML) frequency 
divider in CMOS technology. The current spikes that occur during transition 
between tacking and latch mode in transistor will degrade the performance of the 
frequency divider. The parasitic capacitances that exist in two transistor of 
tracking circuit directly contribute to the latch delay. The fundamental of this 
project is to understand the basic operation of CML of D Flip-flop based 
frequency divider. The new circuit which known as modified frequency divider is 
designed in order to overcome the current spike that occur during the transition 
between track and latch mode hence to reduce the rise time and fall time at the 
output. The modified frequency divider is able to reduce 20% up until 57.14% of 
the current spike that occurs during the transition between the track and latch 
mode. It also managed to reduce 11.76% up until 53.85% of the rise time and fall 
time at the output voltage hence reduce the latch delay. 
v 
ACKNOWLEDGEMENTS 
The author wishes to take the opportunity to express her utmost gratitude to the 
individual that have taken the time and effort to assist the author in completing the 
project. Without the cooperation of these individuals, no doubt the author would 
have faced some minor complications throughout the course. 
First and foremost the author's utmost gratitude goes to the author's supervisor, 
Dr Mohammad bin Awan. Without his guidance and patience, the author would 
not be succeeded to complete the project. Apart from that, many thanks Miss 
Illani, Mr Salman, En Musa and all Microelectronic Course Mate. 
Not forgotten the author parents, Omar bin Mohamad and Rosminah binti Md Nor 
who have been supporting, understand, and encourage the author in completing 
this final year project. 
To all individuals that has helped the author in any way, but whose name is not 
mentioned here, the author thank you all. 
VI 
TABLE OF CONTENTS 
CERTIFICATION OF APPROVAL ..................................................................... .iii 
CERTIFICATION OF ORIGINALITY ............................................................... .iv 
ABSTRACT ................................................................................................. v 
ACKNOWLEDGEMENT ................................................................................ vi 
LIST OF FIGURES ........................................................................................ .ix 
LIST OF TABLES .......................................................................................... x 
CHAPTER 1: INTRODUCTION ........................................................................... 1 
1.1 Background of Study ................................................................... .1 
1.2 Problem Statement ....................................................................... 5 
1.3 Objectives and Scope of Study ......................................................... 5 
CHAPTER 2: LITERATURE REVIEW ............................................................... 7 
2.1 Types of frequency divider ......................................................... 7 
2.1.1 Injection-locked frequency dividers .......................................... 7 
2.1. 2 Regenerative frequency divider ............................................................ 7 
2.1. 3 Flip- flop- based frequency divider ....... ....................................... 8 
2.2 Classification of frequency dividers ................................................... 8 
2.2.1 Synchronous Frequency Divider ................................................ 8 
2.2.2 Asynchronous Frequency Divider ................................ ............. 8 
2.3 Sizing the transistor of the frequency divider. ..................................... 9 
2.3.1 Sizing the latch transistor .................................................... 9 
2.3.2 Sizing the full-rate clock transistor .............................. .............. 9 
2.3.3 Sizing the track transistor size .................................................. 9 
CHAPTER3: METHODOLOGY ...................................................................... ll 
Vll 
3.1 Procedure Identification and Time Diagram of the project... ............... .11 
3.2 Design Stage 1: Conventional Frequency Divider CML Latch ............ .12 
3.3 Design Stage 2: Modified Frequency Divider CML Latch .................. .15 
3.6 Designing Parameter. . ....................................................... 18 
3.7 Design Stage 3:Modified Frequency Divider Layout.. ...................... 20 
CHAPTER 4: RESULT AND DISCUSSION ........................................................ 21 
4.1 The tail current of the transistor in the latch circuit .................................. 21 
4.1.1 The simulation results of the tail current ............ ................... 21 
4.1. 2 Discussion of the simulation results of the tail current . ................. 22 
4.2 The output voltage of the frequency divider. ..................................... 24 
4. 2.1 The simulation results of the output voltage.. . ............................ 24 
4.2.2 Discussion of the simulation results of the output voltage of 
frequency divider ........................................................... 25 
4.3 Input and Output frequency divider ............................................. 27 
4.4 Layout of Modified Frequency Divider. ........................................ 27 
4.4.1 DRC ..................................................................... .30 
4. 4.2 Extracted Layout ....................................................... .30 
4.4.3 LVS ...................................................................... .31 
4.4.4 Discussion ofLayout ................................................... 31 
CHAPTER 5: CONCLUSION AND RECOMMENDATION ................................... .32 
REFERENCES .......................................................................................... 34 
APPENDICES ........................................................................................... 35 
APPENDIX A The Simulation Result of tail current ..................................... .36 
APPENDIX B The Simulation Result of output frequency .............................. 38 
APPENDIX C LVS Result ................................................................... 41 
Vlll 
LIST OF FIGURES 
Figure 1: Basic PLL synthesizer ................................................................................................. I 
Figure 2: D flip flop master slave block diagram ......................................................... .3 
Figure 3: Conventional latch circuit ................................................................... .4 
Figure 4: Novel latch circuit ..................................................................................................... 6 
Figure 5: Procedure Identification ...................................................................... 11 
Figure 6: D Flip flop at logic level... .................................................................. 12 
Figure 7: Conventional Frequency Divider ........................................................... l4 
Figure 8: Modified CML Latch Circuit.. .................................................................................. 15 
Figure 9: Novel Latch Circuit.. ................................................................................................. l6 
Figure 10: Modified Frequency Divider .............................................................. 17 
Figure 11: Layout Flow ................................................................................. 20 
Figure 12: Tail currents of the conventional frequency divider. ................................... 21 
Figure 13: Tail currents of the modified frequency divider. ....................................... 22 
Figure 14: Output voltage of conventional frequency divider ...................................... 24 
Figure 15: Output voltage of modified frequency divider. ......................................... 25 
Figure 16: Period of input and output frequency ..................................................... 27 
Figure 17: The input period should twice the output period ....................................... 28 
Figure 18: CML Latch Layout. ........................................................................ 29 
Figure 19: DRC oflayout drawing .................................................................... .30 
Figure 20: Extracted of Layout ........................................................................ 30 
Figure 21: Error of extracted Layout ................................................................. 31 
IX 
LIST OF TABLES 
Table 1: Time diagram for project ................................................................... 12 
Table 2: Properties ofVin+ and Vin- ............................................................... 19 
Table 3: Smnmary of the spike current .............................................................. 21 




1.1 Background of Study 
Background of Study of this project is divided by two PARTS. The first 
one is Introduction of Frequency Synthesizer and followed by Frequency Divider. 
1.1.1 Introduction of Frequency Synthesizer 
A frequency synthesizer is an electronic system that generates any range 
of frequencies from a single fixed timebase or oscillator [1]. It generates the 
frequencies that are exact multiply of a reference frequency. To synthesize new 
frequencies, the oscillator frequency can be added, subtracted, divided or 
multiplied [2]. 
There are three types of frequency synthesizers. There are direct analog 
synthesizer, direct digital synthesizer and phase locked looped (PLL) synthesizer. 
Direct analog synthesizer use four processes which are added, subtracted, divided 
and multiplied to synthesize new frequencies. Direct digital synthesizers 
synthesize waveforms and producing a number representing the phase of the 
synthesized signal of each reference period. Then it will convert each number to 
an analog output [2]. In this report, it will be more focus on PLL synthesizer. 
The PLL synthesizer works by multiplying the reference frequency with a 
variable number. It is being done by dividing the output frequency by a variable 
number for adjusting the output frequency. After being divided the output 










In Figure 1, the PLL synthesizer divides the frequency from Voltage 
Control Oscillator (VCO). VCO is an electronic oscillator design to be controlled 
in oscillation frequency by a voltage input and it convert back the voltage to 
frequency. PLL also control VCO so that the divided frequency is phase 
synchronized to a references frequency [2]. Most PLLs also include a divider 
between the oscillator and the feedback input to the phase detector to synthesize 
the frequency [3]. From here, the function of frequency divider in PLL is to 
synthesize the frequency by dividing the output frequency by variable number and 
will adjust the output frequency so that it is equal the reference frequency after 
division. 
In digital wireless communication systems such as Global System for 
Mobile communications (GSM), Code Division Multiple Access (CDMA), PLL's 
are used to provide the Local Oscillator (LO) for up-conversion during 
transmission and down-conversion during reception. In most handphone, this 
function has been largely integrated into a single integrated circuit to reduce the 
cost and size of the handphone [3]. 
1.1.2 Frequency Divider 
The frequency divider is an important part of PLL synthesizer. There are 
three popular types of frequency divider. They are injection-locked frequency 
dividers, regenerative frequency dividers and flip-flop-based frequency dividers. 
Flip-flop based frequency divider is digital frequency divider. 
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Flip-flop based frequency divider consist of two D latches in cascade and 
in negative feedback configuration at PLL [ 4]. The architecture is mainly a 
master-slaveD flip-flop as shown in Figure 2. 
~~ 0 Q ' I 0 Q I 
OUT 
MASTER SLAVE 
0 - ' 
~-
Q D Q , 
' OUT 
c L" c 1: 
CU< I ~--
CL ~ 
Figure 2: D flip flop master slave block diagram 
The basic operation of master slave DFF is straightforward. The inverted 
output (Q) is fed back to the input (D). The same clock is used to drive both level 
triggered DFF with opposite logic. The first DFF is called the master DFF while 
the second one is known as the slave DFF. Both ofDD cannot be activated in the 
same time. Each positive input clock cycle is loaded into the DFF. On the next 
cycle, inverted output again is fed back to the input, which causes the output to 
toggle. The same event repeats for every two input clock cycle. Thus, output 
frequency is half of the input frequency and this is where the frequency division is 
achieved [ 5]. 
At transistor level, the flip-flop based frequency dividers are design using 
Current Mode Logic (CML) circuits. High speed based frequency dividers are 
normally implemented using CML. CML is a non-saturation, constant current, 
reduce swing logic that makes it enable to operate at high frequencies [ 6]. CML 
was first implemented using bipolar transistors and extended for application with 
MOS transistors. MOS current mode logic (MCML) circuits with constant bias 
currents are intended for accurate high-speed mixed signal application [7]. 
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CML static frequency dividers are widely used in multi-gigahertz PLLs to 
divide the high frequency signal generated by the VCO into a signal with 
frequency lower enough to be handled by the following programmable frequency 
dividers implemented in CMOS logic. 
CML circuit works by continuously toggling the output state after every 
clock cycle. This mechanism effectively causes the output to toggle between one 
and zero at a rate half that of the input clock and hence frequency division is 
achieved. A high-speed latch automatically results in a high-speed frequency 
divider [4]. From the previous fmdings, the high-speed latches are designed using 
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Figure 3: Conventional latch circuit 
~n actually represents the D and the D ofDFF at the block diagram. While 
X represents the output Q andY represents the inverter output Q. VcLK+ and VcLK-
represent the clock. 
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The track and latch modes are determined by the clock signal input to a 
second differential pair, I\1N5 and I\1N6 [4]. When the signal VcLK is "HIGH", the 
circuit operates in the tracking mode, where the tail current from I\1N7 flows 
entirely to the tracking circuit, I\1N I and I\1N2, thereby allowing Vour to track V;n 
[4]. In the latch-mode, the signal VcrK is held low and the tracking stage is 
disabled, whereas the latch pair is enabled storing the logic state at the output [4]. 
The basic CML static frequency divider is a divide by two cells. We need 
to cascade two CML circuit to realize the flip-flop based frequency dividers 
divide by two. As shown earlier by master slave DFF block diagram, the first 
CML will become the master and the second CML will become the slave. 
1.2 Problem Statement 
The conventional latch designs suffer from the current spikes due to a 
single tail current used for both tracking and latch circuits. The spike current 
happen because the transition between tracking and latch circuit happen very 
fast. These current spikes occur during the transition between tracking mode and 
latching mode. At ultra high-speed data-rates, the parasitic capacitances that exist 
in two transistor of tracking circuit will directly contribute to the latch delay and it 
also degrade the required minimum small-signal gain for a proper tracking 
operation [2]. All these effects will minimize the performance of the frequency 
divider. 
1.3 Objective and Scope of Study 
The objective of this project is to design CML frequency divider in CMOS 
technology based on D flip-flop circuit architecture to overcome the spike current 
problem during the transition between tracking mode and latching mode and also 
have smaller rise and fall time at the tracking mode. In this design, it will 





Figure 4: Novel latch circuit 
The latch and tracking circuit use two distinct tails currents [ 4]. More 
details on this circuit operations will be discuss in Chapter 3. In order to achieve 
this objective, it is vital to understand the basic operation of frequency divider 




2.1 Types of Frequency Divider 
Based on Literature Review done, there are three popular types of 
frequency divider. There are Injection-locked frequency dividers, Regenerative 
Frequency Dividers and Flip-Flop-Based Frequency Dividers. 
2.1.1 lrifection-Locked Frequency Dividers 
Injection-locked frequency dividers employ an oscillator whose centre 
frequency is locked to a harmonic of the incoming signal frequency. The input 
signal is injected through a voltage node of the oscillator. While achieving low-
power operation, injection-locked frequency dividers exhibit a narrow lock-range 
[4]. 
2.1.2 Regenerative Frequency Dividers 
Regenerative frequency dividers are realized by placing a mixer and a 
low-pass filter in a closed-loop feedback. A regenerative frequency divider 
exhibits a wider lock range at very high frequencies compared to an injection-
locked counterpart, but utilizes many passive components in the process. Since 
frequency dividers are everywhere in modem high-speed systems, the excessive 
use of passive components is a disadvantage from overall chip-area and circuit 
matching considerations [ 4]. 
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2.1.3 Flip-Flop-Based Frequency Dividers 
The flip-flop-based frequency dividers are consists of two D latches in 
cascade, and in a negative feedback configuration. The digital operation of this 
type of dividers provides the advantage of suppressing the sensitivity to wavefonn 
distortions. Furthennore, the flip-flop-based dividers will achieve a wide 
bandwidth than other types of frequency dividers at low-to-medium range of 
frequencies. This approach also makes the signal levels compatible with the rest 
of the CML circuit blocks. High-speed flip-flop based frequency dividers are 
typically implemented using the current-mode-logic (CML) latches. Large 
frequency ranges (GHz) are not therefore uncommon in flip-flop-based frequency 
dividers that used CML logic style. However, a major disadvantage associated 
with conventional frequency dividers using CML style stems from the large load 
capacitances seen by the circuit blocks, which limit the maximum frequency of 
operation and fan-out capabilities [4]. 
2.2 Classification of Frequency Dividers 
For this project, the Flip-Flop-Based Frequency Divider was chosen. The 
Flip-Flop-Based Frequency Dividers can be classified into two. There are 
asynchronous frequency divider and synchronous frequency divider. 
2.2.1 Synchronous Frequency Divider 
In synchronous dividers, all the flip-flops evaluate their respective states on 
the same clock edge. Synchronous dividers are inherently faster since changes in 
state occur almost simultaneously on the same clock edge but the division ratio is 
relatively low [8]. 
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2.2.2 Asynchronous Frequency Divider 
In asynchronous dividers, the clock signal triggers the first flip-flop and 
the output of the first flip-flop triggers the second flip-flop the change flows or 
ripples down the flip-flop chain. Asynchronous dividers also provide higher 
division ratios but they are slower because the changes from one flip-flop to the 
next do not arrive until the previous one has settled. Other than that, the output of 
the asynchronous dividers is not synchronized with the input clock signal and may 
contribute to the overall phase-noise [8]. 
2.3 Sizing the Transistors of the Frequency Divider 
The size or Width over Length (W/L) ratio of the transistors play 
important role in determining the performance of frequency divider. In the 
frequency divider, there are three different circuits; there are the latch circuit, the 
track circuit and also full- rate clock. In sizing the transistor for the latch circuit, 
the track circuit and also full- rate clock have effect towards the performance of 
frequency divider. 
2. 3.1 Sizing the latch transistor 
The cross-coupled transistor plays an important role in determining 
whether the divider structure will self oscillate. To increase the high speed 
operations of the divider, optimization is usually focused on reducing the size of 
these transistors. As the size is reduced, the circuit's poles move closer to the 
imaginary axis from the right half-plane [9]. 
2.3.2 Sizing the foil-rate clock transistor 
At high frequencies, it is important to maximise the energy coupled to the 
common source node for given external signal. So both sizing and biasing of the 
clock transistor are very important. As the size of full-rate clock transistor 
increased, the maximum voltage will decrease hence it will decrease the self 
oscillating frequency [9]. 
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2.3.3 Sizing the track transistor size 
The track transistor size has less effect on the other two parameters than 




3.1 Procedure Identification and Time Diagram for the project 
Figure 5 below shows the procedure identification throughout this project. 
~---:---1 Begm 
! 
Design Stage 1 
Conventi ona I Frequency 
Divider 
! 
Analysis Result of 
De.sign Stage 1 
--r 




Analy;i; Re;ult of 
Design Stage 2 
! 
Design Stage 3 
Modifietl Frequency 
Divider Circuit Layout 
! 
Circuit Layout Procedure 
(DRC, el<tract, LVS) 
! 
End 
Figure 5: Procedure identification flow chart 
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Table 1 below shows the time diagram for this project. 
Table 1: Time diagram for the project 
Detail Month Aug Sept Oct No,· Dec Jan Feb Mac Apr 
Design Stage One Conventional 
Frequencv Dhi da 
Analvsis result Design Stage One 
Design Stage Two Modi£ed 
Frequencv Di,i da 
Analvsis result Design Stage Two 
Design Stage Three : Frequency 
Divida 
Analvsis result Design Stage Two 
3.2 Design Stage 1: Conventional Frequency Divider 
In the Design Stage One, first we need to design a conventional CML 
latch. Designing the conventional CML latch is a vital to make sure the flip flop 
based frequency divider is working. The conventional CML latch in Figure 3 is at 
the transistor level of the D flip flop while in Figure 6, it is at the logic gate level. 





Figure 6: D Flip flop at logic level 
The conventional CML latch is designed using Cadence Spectre JC design 
software. The design of conventional CML latch is very important because it is 
the crucial part of frequency divider. If this design part is not working well, it will 
affect the entire flip flop based frequency divider. 
12 
We need to cascade two conventional CML latch circuit to realize the 
flip-flop based frequency dividers. Figure 7 in the next page shows the two 
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3.3 Design Stage Two: Modified Frequency Divider 
To encounter the problems stated earlier, the modified frequency divider is 
designed so that the latch circuit and the tracking circuit will use two distinct tail 






Figure 8: Modified CML Latch Circuit 
There is another problem that causes a speed limitation on the proposed 
circuit as well as the conventional circuit. During each transition from the tracking 
mode (when VcLK is "HIGH") to the latching mode (when VcLK is "LOW"), the 
current tail of the cross-coupled pair (MN3 and MN4) must first recharge the 
capacitances of the cross-coupled pair as it starts drawing current from the output 
nodes, X and Y, and changing the logic state. 
As for an alternative to the proposed circuit in Figure 8 is modified again 
so that the cross coupled pair having their own tail current. From that 
configuration, the latch cross-coupled pair always draws current from the nodes X, 
Y and there is no need for the charge to be built up during the latching phase. The 
new configuration known as Novel Latch circuit is shown in Figure 9. 
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v ...... 1 
Figure 9: Novel Latch Circuit 
To realize the flip-flop based frequency dividers we need to cascade two 
Novel CML latch circuit. Figure 10 in the next page shows the two cascade Novel 





3.4 Designing Parameter 
Based on the literature review done, it can be said that the size of 
transistors play an important role towards the performance of frequency divider. 
The conventional CML Latch and Combined Master Slave CML Latch are 
using design using Technology AMI06 or 0.6J.Im technology. 
Since the value of length L is fixed because of the technology, we only 
can control the value of width W. The latch transistor size is determined according 
as follows; 
W = 15um =ZS 
L 0.6um 






While for the track transistor size has less effect on the other two 
parameters than the sizes of the other transistor but it is designed to have the same 
size with the latch transistor. 
V dd is set to 3V and RL is set to 600 Q. While for V bias. the value is set to 
1.2V. 
The frequency,/ used for the flip flop based frequency divider is 500MHz. 
From here we can calculate the time, by referring the equation as follows. 
Using the frequency value and the relationship of the frequency,f, the period T 
1 500MHz = -; T= 2ns. 
T 
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From here, we can calculate the rise time Tr and Tt fall time parameter that used 
in clock and data setting. 
Tr = Tx 0.05 
Tt= Tx 0.05 
Tr = 2ns x 0.05; Tr = O.lns 
Tt= 2ns x 0.05; T] O.Jns 
The properties ofVin+and Vin- are as shown in Table 1. 
Table 2: Properties ofVin+ and Vin-
PARAMETER Vin+ Yin-
Voltage I 2V ov 
Voltage 2 ov 2V 
Rise Time O.Ins O.Ins 
Fall time O.lns O.lns 
Pulse Width Ins Ins 
Pulse period 2ns 2ns 
19 




I Layout vs_ Schematics I 
Figure 11: Layout Flow 
In case we need to fabricate the modified frequency divider circuit, then 
the circuit must be layout. After completing the design and the simulation using 
Cadence Spectre Circuit Simulator, the circuit layout is carried out. Virtuoso 
Layout Editor is use to draw the layout of the modified frequency divider. The 
layout drawing of the circuit must be e verified by Design Rule Check (DRC). 
This is to ensure that the layout satisfied the rules such as Minimum Width Rules 
Minimum Space Rules Minimum Extension Rules and Overlap Rules. If the 
layout violates the rules, the error will appear. After that, the layout drawing must 
be compared to schematic through Layout Versus Schematic (LVS), since the 
schematic has been fully verified through the simulation process. Any 
inconsistency will lead to modifications on the layout, but sometimes, minor 
changes on the schematic were made as long as it does not alter any physical 
change. The layout drawing of modified frequency divider, verification of it by 
DRC and L VS will discuss in Chapter 4. 
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CHAPTER4 
RESULT AND DISCUSSION 
4.1 The tail current of the transistor in the latch circuit 
In this section, the simulation results of the tail current for both circuits are 
shown and discussed to see their performance. 
4.1. 1 The simulation results of the tail current 
Figure 12 shows the simulation result of the tail current usmg the 
conventional frequency divider circuit at the frequency of 500 MHz. The 
conventional frequency divider exhibits about 0.7mA current spike. The 
simulation time is taken from 0 to 15ns. 
~ I I 
. ~ 0 7mA current sp~ke 
.so 
o --------------~---------------~------------~------0 2 .5 5.0 7. 5 
t1me (ns l 
Figure 12: Tail currents of the conventional frequency divider. 
Figure 13 shows the simulation result of at the tail current using the 
modified frequency divider. The two circuits are simulated at the frequency of 
500 MHz to compare the performance. It is observed that the modified frequency 
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Figure 13: Tail currents of the modified frequency divider 
4.1. 2 Discussion of the simulation results of the tail current 
Based on the simulation resuJt of the taiJ current from the conventionaJ 
frequency divider, it had been proved that earlier in the problem statement saying 
that conventional latch designs suffer from the current spikes due to single tail 
current used for both tracking and latch circuits. 
From the simulation result, the spike current had been reduced in the 
modified frequency divider. The value of spike current of the modified frequency 
divider is 0.3 rnA in comparison to the spike current from the conventional 
frequency divider which is 0.7 rnA. Table 2 below shows the summary of the 
spike current for the conventional frequency divider and the modified frequency 
divider in the various frequency ranges from 500 MHz to until 2.5 GHz. 
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Table 3: Summary of spike current 
Frequency! Conventional Modified Percentage of 
(Hz) frequency divider frequency divider reduce 
spike current, spike current, (%) 
I (A) I (A) 
500M 0.7m 0.30m 57.14 
750M l.Om 0.50m 50.00 
lG 1.3m 0.75m 42.30 
2G 2.0m l.60m 20.00 
2.5G 7.5m 4.00m 46.67 
The simulation results for the frequency other than 500MHz can be 
viewed on Appendix A. It can be concluded that the modified frequency divider 
had manage to reduce the spike current from 20 %to 57.14 %. 
Although the main intention to design modified frequency divider is to 
overcome or eliminate the spike current that occurs during the transition from 
latch to track mode but due to the technology limitation attach might be the reason 
why we the spike current cannot eliminate the tail current to zero. 
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4.2 The output voltage of the frequency divider. 
In this section, the simulation results of the output voltage for both circuits 
are shown and discussed to see their performance. 
4. 2.1 The simulation results of the output voltage 
Figure 14 shows the simulation result of the output voltage using the 
conventional frequency divider taken with input frequency 500 MHz. It can be 
observed that there is a large ringing or oscillations at the output voltage. The rise 
and fall time for the conventional frequency divider is 3.9 ns. 
Figure 14: Output voltage of the conventional frequency divider. 
Figure 15 shows the simulation result of the output voltage using the 
modified frequency divider circuit. To make the comparison sounds accurate, the 
result also taken at the frequency of 500MHz. It can be observed that the large 
ringing or oscillations that occurred on the conventional frequency divider much 
smaller in the modified frequency divider. The rise and fall time for the 
conventional frequency divider is 1.80 ns. 
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Figure 15: Output voltage of the modified frequency divider 
4.2.2 Discussion of the simulation results of the output voltage of 
frequency divider 
Based on the simulation of the output voltage using the conventional 
frequency divider, it can be observed that there is a large ringing output voltage 
which can lead to the operation failure of the frequency divider. At ultra high-
speed data-rates, the parasitic capacitances that exist in two transistor of tracking 
circuit directly contribute to the latch delay. When the transistors are turned off, 
the current through parasitic inductance cannot drop to zero instantly and so it 
generates a large ringing at the output voltage. The large ringing output voltage 
also will cause failure to the operation of frequency divider [4]. 
From the simulation result, the rise and fall time at the output voltage had 
been reduced in the modified frequency divider. The value of the rise and fall time 
of the modified frequency divider is 1.80 ns in comparison to the conventional 
frequency divider which is 3.9 ns. Table 3 shows the summary of the spike current 
for the conventional frequency divider and the modified frequency divider in the 
various frequency ranges from 500 MHz until 2.5 GHz. 
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Table 4: Summary of rise and fall time 
Frequency/ Conventional Modified Percentage of 
(Hz) Frequency Divider Frequency reduce 
rise and fall time, Divider (%) 
T (ns) rise and fall time, 
T (ns) 
50 0M 3.9 1.80 53.85 
750M 2.5 2.00 20.00 
10 1.7 1.50 11.76 
20 0.8 0.40 50.00 
2.50 0.5 0.25 50.00 
The simulation results of the output voltage for the frequency other than 
500MHz can be viewed on Appendix B 
Finally, it can be concluded that the modified frequency divider manage to 
reduce the fall time and rise time from 11.76 % to 53.85 %. The modified 
frequency divider had managed to reduce the fall time and rise time at the output 
voltage hence reduce the latch delay. 
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4.3 The input and output frequency divider. 
To calculate the input and output frequency of the frequency divider, we 
can simply use the below fonnula; 
f represent the frequency , while t represent the period of one complete 
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Figure 16: Period of input and output frequency 
Hence the input frequency is 500 MHz. While for the output, the period of 
one complete cycle is 4 ns, therefore the output frequency is 250 MHz. 
For this project, the frequency divider design is to divide by two. As 
shown in the previous page, the frequency divider managed to divide by two. 
There is another way to check whether the frequency divider manage to divide by 
two without calculating. 
Since the output frequency must be half of the input frequency, the input 
period should twice the output period. This is shown in Figure 17 
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Figure 17: Input period should twice the output period 
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4.4 Layout of Modified Frequency Divider 
The modified frequency divider has greater performance compare to the 
conventional frequency divider. This is shown throughout the simulation result 
that has been discussed earlier in this chapter. After succeed with simulation 
result, next we move on with the layout drawing of modified frequency divider. 
Since the frequency divider is obtained by combining two CML latches, we must 
draw the first latch. This is to ensure that if the first CML latch having problem, 
we can troubleshoot it. Figure 17 below shows the layout drawing of CML latch. 
Figure 17: CML Latch layout. 
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4.4. 1 Design Check Rule (DRC) 
After fimsb draw the Jayout, next we move on to verify the Jayout using DRC. 
The layout drawing must follow the rules such as Minimum Width Rules 
Minimum Space Rules Minimum Extension Rules and Overlap Rules. Below is 
result of DRC. 
File Tools Options 
executing : drc(elecH1ghres!:dge (1ndth < (lubda • 5.0)) errllesg) 
drc (elecHighres!dge (sep < (lubda • 7 0)) errllesg) 
drc (elecHighres!dge (notch < (lubda • 7. 0)) errllesg) 
executing: drc(highres!dge elecHighresldge (enc < (l.ubda * 2 0)) errllesg) 
DRC started . . Ion Apr 27 18 :44 ' 52 2009 
coapleted . lion Apr 27 18 :44 :52 2009 
CPV TIM! • 00 :00 :00 TOTAL TIM! • 00 :00 :00 
********* SUaaary of rule violations for cell "LAYOur layout• ********* 
Total errors found : 0 
I 
aouse L: shoVClickinfo 0 II: leHillousePoptlp 0 R setDRCFon() 
Figure 18: D RC of layout drawing. 
4. 4. 2 Extracted Layout 
Help 
Next we need to extract the layout drawing so that it can be used to compare with 
the schematic. Figure 19 shows the extracted of layout drawing. 
Figure 19: Extracted of layout 
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Unfortunately, the extracted layout appear a few errors as shown in Figure 20 
"""cuting • .,.oon...,d(Joetal..J (• .. talJ• "NNt•) coil nn) 
.,..euting • aveOon....,d(via2 (-na2• •net•) cell n.Y) 
txtract1an started. lion Apr 27 19 03 21 2on9 
CCIIIpl.etod lion Apr 21 19 , 03 21 2009 
CPU 1'IliE • 00 00 00 'I'D'121L mE • 00 · 00 00 
.......... ~ of rule nolab.an.s for eell ·uTOOT layout• 
# error• '11olated Ru.lA• 
1 c.,_t Mtcb tocoinal ....,~;a for....,.. 1vpcell .csu_IID&loq_Parc. 
1 'l'lltal errors found 
Figure 21: Error of extracted layout. 
4. 4. 3 Layout versus Schematic 
Although the layout appear few errors after extracted , we can still to compare the 
layout with it' s schematic using Layout Versus Schematic ( LVS). The result of 
L VS is shown in Appendix C. Since during extract the layout already appear few 
errors,the LVS did not physically match. 
4.3.4 Discussion of Layout. 
The layout drawing manage to pass DRC but fail during the extracted.The errors 
appear are "Cannot match terminal counts for nrnos4 ivpcell 
NCSU_Analog_Part". The errors happen most probably because of we cannot 
connect directly between the drain and source of transistor. To overcome this 
problem,the drawing layout technique must be master in order to avoid error in 
the future. Since the first CML Latch already facing problem and limitation of 
time to solve that problem, the second CML Latch cannot be proceed. 
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CHAPTERS 
CONCLUSION AND RECOMMENDATION 
5.1 Conclusion 
Based on the simulation results of conventional frequency divider and 
modified frequency divider. it can be conclude that the modified frequency 
divider manage to reduce 20% to 57.14% of the current spike that occurs during 
the transition between the track and latch mode. Due to the technology limitation, 
the current spike cannot be eliminated. The modified frequency divider managed 
to reduce 11.76 % to 53.85 % of the rise time and fall time at the output voltage 
hence reduce the latch delay. 
Although the main intention to design modified frequency divider is to 
overcome or eliminate the spike current that occurs during the transition from 
latch to track mode but due to the technology that available to be used might be 
the reason why the spike current cannot be totally eliminated. 
The modified frequency divider had managed to reduce the fall time and 
rise time at the output voltage hence reduce the latch delay. 
Due to lack of skill in drawing the layout using Cadence Virtuoso Layout 
Editor, the layout was not able converted with zero errors. The errors appear 
during extracted the layout are "Cannot match terminal error counts for mnos4 
ivpcell NCSU _Analog_Parts".The LVS also did not physically match due to 
previous error in extracted. 
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5.2 Recommendations 
Since using 0.6J.lm CMOS Process Technology, the spike current can only 
be to reduce from 20 % up to 57.14 %.It is recommended that in the future, for 
this project to be conducted using smaller CMOS Process Technology in 
submicron ranges. Other than that, the frequency divider in this project is only 
able to divide by two. It is suggested in the future to design frequency divider that 
managed to reduce 100% spike current. The layout drawing skill must be 
mastered fully in order to overcome any error during the layout drawing. 
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The Simulation Result of tail current 
The results are arrange according to Combined Master Slave CML latch circuit 
and follow by Combined Master Slave Novel CML latch circuit. 
At 750 Mhz; 
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The Simulation Result of output frequency 
The results are arrange according to Combined Master Slave CML latch circuit 
and follow by Combined Master Slave Novel CML latch circuit. 
















At I GHz; 
~r 
~:[ . •' 
~J 




10 0 125 
I I 













~r I 0. 
<[ / I •., ·.· - ' ., 














1. '0 0 { I" ...... I. l.: o! 0. 
·'·' \ .· 1/ ',·· I i , .... .· 
1. 
~~r~ 1.~ I. I I I I I 
0 2.5 50 75 10 0 12.5 15 0 
time(nlJ 
~[ ' c I 0 0 : ~ ~ 
~_:[. I . ..~. ' .. .• ,. .. " _.; ~-I~ I I I I I I 




~r ' ~ .. 
'•.: 
~::_[/" - .- -------, 
~2, I 0 • 
1 ... ~ ~ ~·. '· ' • , 
~:·:[~ 
1.25+--~~~~..---.1 ~~~--,-1 ~~~-r-1 ~~~--.--1 ~~~--.-1 ~~~-l 
0 25 5.0 7.5 100 12.5 15.0 
tlmt (nil 
~:r '' : :. . : : : : .. .. :· .. 
~_:[ · ' ' ~ ' : ' ·, '< 
'• •' 
' .: .. 
~-r~ I I I I I 








~(I)SCDS LVS ell! vtm<ll 51 0 02!06f200719 59 (mWl) ' 
Coamd l.J.ne /cadence_autofs/cadrm_bllla!YIICS141ISR20070210/tools ld/dfll/blll!321nt/LVS m -du /bw/udence1/!.VS -1-s-t {rme/cat.. 
Like aa~ lS enabled. 
Jet mj!pllllj lS enabled. 
using tel'll!lal. na~ts as correspondence points 
Colpll.liiiJ D1va US rum 











Devices lll tlle neilist but not lll the roles 
res 
DeVlces lll tlle roles but not lll the netlist 
cap nfet pfet PIO' 1110s4 JIIOs4 
Device I!UIIIaiY for layout 
bad total 
IWlS 11 11 
Dmce uaary for scbeaatlc 
bad total 
res 2 2 

























Probe hloo fraa /bllaelcldonce1/L9Sfscbeutic 
clovbod G<lt 
'Die .., of W\11> .,...eded thon opec1hod by tbe van.alll.e lnLlAlti.Ln.,InOutlllo 
To ... tbe cooploto worution pl.eiH ... tbe hl.e 
fhooei<Odencel/LYSI>ebeutic/dovbod out 
netbad IKit 
'l!lo no of tiMs m;eeded thon specLfad by tbe vamble lnLwtl.lntsinOutllle 






Probe hles froa /hoae/cadencel!LiS/layout 
devbad out 
~ no of lJnes exceeded than specihed by the vamblt lv!LwU.ws!nlklt11!t 
To see the CIJI!Iltte lllfomtlan pllase see the hit: 
/IDe/cadmcel/LVS/layoot/d~ out 
netball oot 
~ no of I.J.nes ~ than spec1hed by the vanabulq.iaiu.inesini)Jtlili. 
To see the ~lete lllfomtlan please see the hle 
/olllt/c~elJtVSJlayootlnetbad out 
~ergenet oot 
terlhad. oot 
pnmetout 
prunedev out 
audit out 
42 
